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ABSTRACT
Spintronic devices that utilize the spin degree of free-
dom of a charge carrier to store, process or transmit
information, may be better performers than their tra-
ditional electronic counterparts if special properties
of “spin” are exploited in the design. I review here
the example of single spin logic which follows this
principle. It can reduce power dissipation by several
orders of magnitude and is the progenitor of today’s
spin based quantum logic gates. These devices are
far easier to realize than “quantum computers”, while
much more likely to exhibit the advantages touted for
spintronics than mere spin-based analogs of conven-
tional transistors.
INTRODUCTION
Authors of spintronic papers frequently intro-
duce their work with the cliche` that spin based de-
vices will be superior to their electronic counterparts
in power and speed. This dogmatic belief is now being
increasingly questioned [1, 2, 3]. Spintronic analogs of
classical field effect [4], or bipolar junction transistors
[5, 6] are not likely to offer much advantage unless
revolutionary advancements are made in spintronic
materials. Recently, we showed that spin-based tran-
sistors actually lose to traditional transistors in al-
most every respect [2, 3]. This then begs the question
as to where, if anywhere at all, spin devices will have
an advantage. To answer this question, one needs to
first establish why spin based devices could have an
advantage in the first place.
In the context of classical switching devices,
“spin” has a fundamental advantage. Most charge
based digital devices are switched by moving charges
in space. In the case of a normal field effect tran-
sistor, charge is moved into the channel to turn the
device ON, and then out of the channel to turn the
device OFF. A finite amount of work is done to phys-
ically move charges and this is ultimately dissipated
as heat. In the case of bipolar junction transistors,
the dissipation is associated with motion of charges
into and out of the base of the transistor. Suffice it
to say then that in order to reduce dissipation, one
must eliminate physical motion of charges.
Imagine now a scenario where the spin orienta-
tion of a single electron becomes a bistable quantity.
This is achieved by placing an electron in a quantum
dot and applying a weak magnetic field so that the
Hamiltonian describing this electron becomes
H =
(
~p− e ~A
)2
/2m∗ − (g/2)µB ~B · ~σ (1)
where ~B is the magnetic field and ~A is the associ-
ated vector potential. If the magnetic field is directed
along the z-direction ( ~B = Bzˆ), then diagonalization
of the above Hamiltonian immediately yields two mu-
tually orthogonal eigenspinors [1, 0] and [0, 1] which
are states with their spin quantization axes directed
parallel and anti-parallel to the z-directed magnetic
field. Thus, the spin quantization axis (or spin polar-
ization) becomes a binary variable – “down” (parallel
to the field), or “up” (anti-parallel to the field). These
two states can encode logic bits 0 and 1, respectively.
We could switch from logic bit 0 to 1, or
vice versa, by simply flipping spin without physically
moving charges. Therefore, we expect the switch-
ing to be accomplished with minimal energy dissi-
pation. The dissipation will be of the order of the
energy separation between the two non-degenerate
states (=|gµBB|). If we assume realistic parameters
such as |g| = 20 1 and B = 1 Tesla, then the energy
dissipation is about 1 meV. If the switching delay is
about 1 µsec (spin flip processes in quantum dots are
rather inefficient), then the power dissipated in a bit
flip is 1.6×10−16 Watts. With current technology, we
can expect to produce about 1011 dots/cm2, so that
the worst case energy dissipation per unit area – the
1For bulk InAs, |g| = 15, but the g-factor in quantum dots
can be engineered somewhat by changing the shape and size
[7]
quantity device engineers are concerned with – is a
paltry 16 µW/cm2 with a device density of 1011/cm2.
This is several orders of magnitude better than the
projection of the International Technology Roadmap
for Semiconductors for the year 2010 [8]. The energy
advantage accrues from exploiting a basic feature of
spin: we can flip spin without moving charges. This
saves an enormous amount of energy.
Unwanted bit flips and error rates: How
stable are single electron spins in quantum dots? Un-
wanted spin flip processes are strongly suppressed in
these systems [9, 10]. Calculations for typical GaAs
quantum dots have shown that the spin flip time is
several hundreds of µs. This quantity was measured
in a single electron GaAs quantum dot and was found
to exceed 50 µs in a magnetic field of 7.5 Tesla and
14 Tesla, with no indication of a magnetic field de-
pendence [11]. Thus, we expect unwanted bit flips
to occur at low enough rates that conventional error
correction schemes can easily handle them.
Figure 1: (a) The structure for a gated quantum dot
to host a single spin. The top figure shows the top
view and the bottom figure the cross-section. (b).
The conduction band energy diagram in the direc-
tion perpendicular to the heterointerfaces (at equi-
librium).
Reading and writing of spin: In order to
controllably orient and detect spin polarization of
a single electron in a quantum dot (i.e. read and
write a bit), we have to design and fabricate the
structure appropriately. The quantum dots are de-
lineated electrostatically in a penta-layered structure
consisting of a ferromagnet-insulator-semiconductor-
insulator-ferromagnet combination as shown in Fig.
1(a). A wrap-around split Schottky gate delineates
the boundary of the quantum dot in the semicon-
ducting layer. This gate also allows the “write” op-
eration. The ferromagnetic layers too serve multiple
purposes. First, they apply a weak magnetic field
on the electron in the semiconductor dot and thus
define the spin quantization axis, while making spin
polarization a bistable quantity. Second, they aid in
performing the “reading” and “writing” operations.
The materials are so chosen that the conduc-
tion band energy diagram at equilibrium (in the di-
rection normal to the heterointerfaces) is as shown
in Fig. 1(b). “Writing” spin, or aligning its polar-
ization either parallel or anti-parallel to a magnetic
field, is achieved as follows. At first, the lowest sub-
band edge in the semiconductor is above the Fermi
level in the metallic ferromagnets, so that the quan-
tum dot is completely depleted of any electron. In
order to write a spin, a positive potential is applied
to the wrap-around gate which decreases the confine-
ment and effectively makes the semiconductor dot
larger, thereby pulling the subband edge below the
Fermi level in the ferromagnet. A single electron now
tunnels into the semiconductor from a ferromagnet.
This electron’s spin is that of the majority carriers in
the ferromagnet. If the ferromagnet is a half metal
with 100% spin polarization, and is magnetized in a
known direction, then we know what the spin polar-
ization of this electron is. Hence, we have “written”
a bit.
What if this polarization was not the desired
polarization and we had intended to write the op-
posite polarization? Then, we have to flip this bit.
For this purpose, we apply a differential potential be-
tween the two Schottky gates to induce a Rashba in-
teraction in the dot. The total spin-splitting energy
in the semiconductor layer is now [12]
∆s = 2
√(
gµBB
2
)2
+ E2y
16e2h¯4
m∗4c4WxW ′x
f(Wx,W ′x)
(2)
where the function f(Wx,W
′
x) is given by
f(Wx,W
′
x) = cos
2
(
πWx
2W ′x
)
cos2
(
πW ′x
2Wx
)
F (Wx,W
′
x)
F (Wx,W
′
x) =
1
((W ′x/Wx)
2 − 1)2 ((Wx/W ′x)2 − 1)2
,(3)
where Ey is the electric field due to the differential po-
tential between the Schottky gates, Wx is the spatial
width of the wavefunction in the lower spin state, and
W ′x is the spatial width in the upper spin state (they
are different because the potential barriers confining
the electron are of finite height).
By adjusting Ey, we can make the total spin
splitting energy in the chosen dot resonant with a
global ac magnetic field with frequency ω (∆s = h¯ω).
We hold this resonance for a time duration τ such
that (2/h)µBBacτ = 1, where Bac is the amplitude
of the ac magnetic field. This flips the spin and allows
us to write the desired bit.
The Rashba interaction that occurs during the
gating operation can cause spin relaxation in a quan-
tum dot. Therefore, the writing operation must be
completed quickly. In other words, we need τ to be
much less than 1 µs. If τ = 0.1 µs, then Bac = 3.6
gauss, which is very reasonable.
How much energy is dissipated during the gat-
ing operation? It is of the order of CV 2, where C
is the dot capacitance and V is the voltage applied
to the dot. If we assume that Ey = 105 V/cm and
the dot dimension is 10 nm, then V = 100 mV. If C
= 1 aF, then the energy is 10−20 Joules. If the gat-
ing operation is completed in 0.1 µs, then the power
dissipated is 10−13 Watts, which is still very small.
“Reading” a spin, or ascertaining its polariza-
tion, is more difficult than writing spin. Single spin
reading has been demonstrated with magnetic reso-
nance force microscopy [13], but this is difficult and
slow. For electrical detection, we can use the tech-
nique of ref. [14] (which is by no means unique and
variations exist).
SINGLE SPIN LOGIC CIRCUITS
The idea of using an entity like spin to encode
information and perform computation is probably not
very new. However, to my knowledge, no concrete
scheme for actually doing this existed before 1994.
In 1994, two of my colleagues and I presented the
first design for a universal NAND gate using three in-
teracting single electron spins in three quantum dots
[15]. The NAND gate is universal; therefore, any
combinational or sequential circuit can be realized
with it. Below, I repeat the basic idea.
Consider a linear chain of three electrons in
three quantum dots. Each electron is placed in a
magnetic field because of the ferromagnetic contacts
around it. As mentioned before, the spin polarization
is a bistable quantity aligned either parallel or anti-
parallel to the field. We assume that only nearest
neighbor electrons interact via exchange since their
wavefunctions overlap. We will also assume that the
exchange energy (defined as the energy difference be-
tween the triplet and singlet states of two neighbor-
ing interacting electrons) is larger than the Zeeman
splitting energy. In this case, the ground state of the
system has anti-ferromagnetic ordering where near-
est neighbors have opposite spin. In fact, the ground
state of the array looks like as in Fig. 2(a).
Let us now regard the two peripheral spins as
the two “inputs” to the logic gate and the central
spin as the “output”. Since the downspin state (↓)
represents logic 0, and the upspin state (↑) is logic 1,
Figure 2: Spin configurations in a 3-dot system with
nearest neighbor exchange coupling. The peripheral
spins are the two inputs and the central spin is the
output. The four configurations correspond to the
four entries in the truth table of a NAND gate.
we find that when the two inputs are 0, the output
is automatically 1 because of the anti-ferromagnetic
ordering. That is encouraging since it is one of the
four entries in the truth table of a NAND gate.
We now have to realize the other three entries
in the truth table. If we change the two inputs to
1 from 0, then this takes the system to an excited
state. We then let the system relax. In order to
maintain the anti-ferromagnetic ordering, either the
central spin will flip down, or else the two peripheral
spins will flip down to their original state after the
writing operation is complete. The former requires a
single spin flip, while the latter requires two spin flips.
However, the former process will take the system to
a local metastable state, while the latter takes it to
the global ground state.
Whether the metastable state is reached, or
the global ground state is reached depends on the
energy landscape. If the metastable state is reached,
then we will achieve the configuration shown in Fig.
2(b). This is the desired configuration because when
the two inputs are 1, the output is 0. This is yet
another entry in the truth table of a NAND gate.
The metastable state, left to itself, must ulti-
mately decay to the global ground state. But if the
energy barrier between the two states is large enough,
this process may take very long. If it is much longer
than the inverse of the input data rate, we can ignore
it.
How do we guarantee that the metastable state
is reached and not the global ground state? We can
never do it with 100% certainty, but we can do it with
a high degree of certainty if we make the two-spin-flip
process much more inefficient than the single-spin-flip
process. Since selection rules are rather stringent in
quantum dots, this is a very likely scenario.
Finally, what happens if one input is 1 and the
other 0? This situation seemingly causes a tie, but
the weak magnetic field present in every dot causes
a Zeeman interaction which resolves this situation in
favor of the central dot having a down-spin configura-
tion. This situation is shown in Figs. 2(c) and 2(d).
Note that these conform to the other two entries in
the truth table of a NAND gate.
Finally, we have realized the entire truth table:
Input 1 Input 2 Output
0 0 1
1 1 0
0 1 0
1 0 0
In 1995, Molotkov and Nazin verified the entire
truth table using a fully quantum mechanical exact
many body calculation [16]. Further calculations of
this system have been carried out by Bychkov and
co-workers [17].
The all-important issue of unidirection-
ality: There is, however, a serious problem with this
type of logic gates which may not be apparent to the
untrained. There is no isolation between the input
and output of this type of logic gate since the ex-
hange interaction is bidirectional. It does not distin-
guish between which spin is the input bit and which
is the output. This makes it impossible for logic sig-
nal to flow unidirectionally from an input stage to
an output stage and not the other way around. We
have discussed this at length in various publications
[15, 18, 19, 20] since it is vital. In 1994, when we
first proposed these logic gates [15], we proposed to
enforce unidirectionality by progressively increasing
the distance between quantum dots, so that there is
spatial symmetry breaking. In 1996, we revised this
idea and explored imposing unidirectional flow of sig-
nal in time, rather than in space, by using clocking
[18]. This is actually commonplace in bucket brigade
shift registers realized with charge coupled devices,
where a push clock and a drop clock are used to
steer a charge packet unidirectionally from one de-
vice to the next. At that time, we realized that a
single phase clock cannot impose the required unidi-
rectionality. Later, we found that a 3-phase clock is
required to do this job [20]. The reader is referred to
[15, 18, 19, 20, 21] for a discussion of this important
topic.
The clocking circuit however introduces addi-
tional dissipation. The energy dissipated in a clock
cycle, in a single clocking line, is about C′V 2c , where
C′ is the capacitance of the clocking line and Vc is
the voltage swing in the line. If we assume C′ = 1
fF, Vc = 100 mV, then the energy dissipated is 10
−17
Joules. The clock frequency is about 1 MHz (of the
same order as the spin flip rate), so that the power
dissipation in a clock line is of the order of 10−11
Watts. This is still a small quantity.
ADIABATIC/REVERSIBLE GATES
So far, we have discussed a spintronic logic
family that dissipates very little energy. But can we
design logic gates that dissipate no energy at all? It
is well known that such gates must be logically re-
versible [22], i.e. we should be able to infer the input
unambiguously from the output state. In 1996, we
presented such a gate which is a quantum adiabatic
inverter [23]. Just two exchange coupled spins in a
weak magnetic field make an inverter, which is logi-
cally reversible since the input can always be inferred
from the output (because they are simply logic com-
plements of each other). Therefore, the inverter could
be switched adiabatically without dissipating any en-
ergy at all.
In ref. [23], we presented the adiabatic in-
verter. Its dynamics is governed by the time-
dependent Schro¨dinger equation and the gate is both
logically and physically reversible, dissipating no en-
ergy at all. We showed that once a fresh input is
applied to the inverter, the output switches to the
correct state (the logic complement of the input) in
a time td given by
td = h/(4
√
h2A + 4J
2) , (4)
where h is the Planck constant, hA is the energy ap-
plied to switch the input (or align the spin in the
input dot to the desired orientation) and J is the ex-
change splitting energy, which is the energy difference
between the triplet and singlet states of the two elec-
trons. Note that neither the energy hA, nor J is dissi-
pated in the switching process. We could switch the
device arbitrarily fast by applying arbitrarily large
hA, but we also showed in ref. [23], that in order for
the inverter to switch perfectly and behave correctly,
we need hA = 2J , which makes td = h/(8
√
2J). Even
if J = 1 meV, td is fractions of a picosecond, which
is reasonably fast. Since the switching delay is less
than 1 ps and the spin coherence time in a quantum
dot can easily exceed 100 µs, this gate is suitable for
fault tolerant quantum computing. Later, a similar
idea was discussed by Openov and Bychkov [24].
Double quantum dot systems are routinely fab-
ricated and their spin states have been both measured
and controlled [25]. Therefore, adiabatic inverters
currently exist.
Toffoli-Fredkin gate: The adiabatic inverter how-
ever is not a universal adiabatic gate. The univer-
sal adiabatic gate is the Toffoli Fredkin gate which
has three inputs A,B,C and three outputs A′, B′, C′.
The input-output relationships are A′ = A, B′ = B
and C′ = C
⊕
A •B, where⊕ is the EXCLUSIVE-
OR operation and • is the AND operation. That
means C toggles iff A and B are both logic 1; other-
wise, nothing happens. We can realize this gate with
three spins in a magnetic field with nearest neighbor
exchange interaction (exactly the same configuration
as the NAND gate described earlier). However, there
is only one difference with the NAND gate. This
time, we will make the Zeeman interaction (due to
the magnetic field) stronger than the exchange inter-
action, i.e. gµBB > J .
Figure 3: The realization of a spintronic Toffoli-
Fredkin gate. The spin splitting energies in the cen-
tral dot are shown as a function of the spin orienta-
tions in the two peripheral dots. The two peripheral
dots are the two control bits A and B and the central
spin is the target bit C.
The magnetic field induces a Zeeman splitting
which makes the downspin state lower in energy than
the upspin state in each dot. The exchange inter-
action tries to make spins in neighboring dots anti-
parallel. The two peripheral spins are the control bits
A and B and the central spin is the bit C.
If the spins in A and B are “down” (↓), then
the exchange energy will tend to keep the spin in C
“up” (↑), while the Zeeman interaction still maintains
the downspin state (the state parallel to the mag-
netic field) as the lower energy state. In this case,
the exchange interaction subtracts from the Zeeman
splitting in the central dot and makes the total spin
splitting energy in this dot less than the bare Zeeman
splitting. If the spin in dot A is “up” and that in dot
B “down”, then the exchange interaction effects due
to A and B on the spin in dot C tend to cancel and
the spin splitting in dot C is more or less the Zee-
man energy. On the other hand, if the spins in A and
B are both “up”, then the exchange interactions due
to them add to the Zeeman splitting in dot C, mak-
ing the total spin splitting energy in C larger than
the bare Zeeman splitting. In essence, the total spin
splitting energy in C is larger when both A and B are
in logic 1 state, than otherwise. If we denote the spin
splitting energy in dot C as ∆Cαβ where α and β are
the logic states in dots A and B, then the following
inequality holds:
∆C11 > ∆
C
10 = ∆
C
01 > ∆
C
00 (5)
These situations are shown in the energy diagrams in
Fig. 3.
To implement the dynamics of the gate, the
whole system is pulsed with a global ac magnetic field
of amplitude Bac whose frequency is resonant with
∆C
11
. The pulse duration is h/(2µBBac). Therefore,
C will toggle iff A and B are both in logic state 1.
Otherwise, nothing will happen. This is the standard
technique for realizing a Toffoli-Fredkin gate (see ref.
[26] for a similar idea).
QUANTUM COMPUTING WITH SPINS
The idea of using spins in quantum dots to
encode qubits was already latent in ref. [23]. Sub-
sequently, a series of proposals followed, articulat-
ing the use of spins in different systems to en-
code qubits and implement universal quantum gates
[27, 28, 29, 30]. The advantage of using spin, as op-
posed to charge, as hosts for qubits is that spin co-
herence is more robust than charge coherence. This
field is currently an arena of active research and some
progress is expected in near future, although practical
quantum computers with the capability to entangle
and maneuver several qubits may be decades away.
CONCLUSION
In this short review, I have presented a genre of
flipping spin rather than physically moving charges.
The ultimate embodiment of low power circuits are
quantum computers which do not dissipate any power
at all. These are, of course, at the top of the hier-
archy, but also the most challenging and difficult to
realize. At the bottom of the hierarchy are the spin
based analogs of conventional field effect and bipolar
transistors, which do not promise significant advance-
ments at this time. In the middle is the single spin
(classical) logic family which is less difficult to realize
than quantum computers and more promising than
mere spintronic analogs of transistors. There may be
plenty of room in the middle for exciting research.
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